Parent Directory
|
Revision Log
|
Patch
| revision 1.8 by misto, Fri Jan 3 01:25:55 2003 UTC | revision 1.9 by misto, Fri Jan 3 01:46:38 2003 UTC | |
|---|---|---|
| # | Line 37 vector<unsigned long> registers::get( vo | Line 37 vector<unsigned long> registers::get( vo |
| 37 | void registers::set_reg( int CWP, int n, bit_word val ) | void registers::set_reg( int CWP, int n, bit_word val ) |
| 38 | { | { |
| 39 | /* writing to regs[0] is ignored */ | /* writing to regs[0] is ignored */ |
| 40 | if ( n >= 0 && n < 8 ) | if ( n == 0 ) |
| 41 | ; | |
| 42 | else if ( n > 0 && n < 8 ) | |
| 43 | regs[n] = val; | regs[n] = val; |
| 44 | else if ( n >= 8 && n < 32 ) | else if ( n >= 8 && n < 32 ) |
| 45 | regs[8 + ((n - 16 + CWP*16)&(win_num*16 - 1)) ] = val; | regs[8 + ((n - 16 + CWP*16)&(win_num*16 - 1)) ] = val; |
|
||||||||
| savannah-hackers-public@gnu.org | ViewVC Help |
| Powered by ViewVC 1.1.26 |